Giuseppe Di Guglielmo
ABSTRACT
Systems-on-chip are increasingly designed at the system level by combining synthesizable IP components that operate concurrently while interacting through communication channels. CAD-tool vendors support this System-Level Design approach with high-level synthesis tools and libraries of interface primitives implementing the communication protocols. These interfaces absorb timing differences in the hardware-component implementations, thus enabling compositional design. However, they introduce also new challenges in terms of functional correctness and performance optimization. We propose a methodology that combines performance analysis and optimization algorithms to automatically address the issues that SoC designers may accidentally introduce when assembling components that are specified at the system level.
- C.-N. Chou et al. Formal deadlock checking on high-level systemc designs. In Proc. of ICCAD, pages 794--799, 2010. Google Scholar
Digital Library
- J. Cochet-Terrasson et al. Numerical computation of spectral elements in max-plus algebra. In Proceedings of IFAC CSSC, 1998.Google Scholar
- F. Commoner, A. W. Holt, S. Even, and A. Pnueli. Marked directed graphs. Journal of Computer and System Sciences, 5(5):511--523, 1971. Google ScholarDigital Library
- P. Coussy and A. Morawiec. High-level synthesis: from algorithm to digital circuit. Springer, 2008. Google ScholarDigital Library
- A. Dasdan, S. Irani, and R. K. Gupta. An experimental study of minimum mean cycle algorithms. Technical Report 98-32, UC Irvine, 1998.Google Scholar
- G. Di Guglielmo, C. Pilato, and L. P. Carloni. A design methodology for compositional high-level synthesis of communication-centric SoCs. Technical report, Dept. of Computer Science, Columbia University, New York, Apr. 2014.Google Scholar
- M. Fingeroff. High-level synthesis blue book. Mentor Graphics Corp., 2010. Google ScholarDigital Library
- F. Ghenassia. Transaction-Level Modeling with SystemC. Springer-Verlag, 2006. Google ScholarDigital Library
- K. Huang et al. Embedding formal performance analysis into the design cycle of mpsocs for real-time streaming applications. ACM Trans. Embed. Comput. Syst., 11(1):8:1--8:23, 2012. Google ScholarDigital Library
- K. Keutzer, A. R. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. Trans. Comp.-Aided Des. Integ. Cir. Sys., 19(12):1523--1543, 2006. Google ScholarDigital Library
- H.-Y. Liu, M. Petracca, and L. P. Carloni. Compositional system-level design exploration with planning of high-level synthesis. In Proc. of DATE, pages 641--646, 2012. Google ScholarDigital Library
- J. Magott. Performance evaluation of concurrent systems using petri nets. Information Processing Letters, 18(1):7--13, 1984.Google ScholarCross Ref
- G. Martin and G. Smith. High-level synthesis: Past, present, and future. IEEE Design & Test, 26(4):18--25, 2009. Google ScholarDigital Library
- T. Murata. Petri nets: Properties, analysis and applications. Proc. of the IEEE, 77(4):541--580, 1989.Google ScholarCross Ref
- Open SystemC iv Initiative (OSCI). OSCI TLM-2.0 Language Reference Manual. 2009.Google Scholar
- J. Sanguinetti, M. Meredith, and S. Dart. Transaction-accurate interface scheduling in high-level synthesis. In ESLsyn Conference, pages 31--36, 2012.Google Scholar
- B. Shao, N. Vasudevan, and S. A. Edwards. Compositional deadlock detection for rendezvous communication. In Proc. of EMSOFT, pages 59--66, 2009. Google ScholarDigital Library
- M. Taylor. Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse. In Proc. of DAC, pages 1131--1136, June 2012. Google ScholarDigital Library
- S. van Haastregt and B. Kienhuis. Automated synthesis of streaming C applications to process networks in hardware. In Proc. of DATE, pages 890--893, 2009. Google ScholarDigital Library
Index Terms
- A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs
Recommendations
Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesisThe importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
Resource budgeting for Multiprocess High-level synthesis
This paper presents a new high-level synthesis methodology to generate optimized register-transfer level (RTL) implementations for multiprocess behavioral descriptions. The concurrent communicating processes specification paradigm is widely used in ...
An Introduction to High-Level Synthesis
Editor's note:High-level synthesis raises the design abstraction level and allows rapid generation of optimized RTL hardware for performance, area, and power requirements. This article gives an overview of state-of-the-art HLS techniques and tools.—Tim ...
Comments