Naghmeh Karimi
Ramesh Karri
Skip Abstract Section
Abstract
The performance of an IC degrades over its lifetime, ultimately resulting in IC failure. In this article, we present a hardware attack (called MAGIC) to maliciously accelerate NBTI aging effects in cores. In this attack, we identify the input patterns that maliciously age the pipestages of a core. We then craft a program that generates these patterns at the inputs of the targeted pipestage. We demonstrate the MAGIC-based attack on the OpenSPARC processor. Executing this program dramatically accelerates the aging process and degrades the processor’s performance by 10.92% in 1 month, bypassing existing aging mitigation and timing-error correction schemes. We also present two low-cost techniques to thwart the proposed attack.
- Jaume Abella, Xavier Vera, and Antonio Gonzalez. 2007. Penelope: The NBTI-aware processor. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture. 85--96. DOI:http://dx.doi.org/10.1109/MICRO.2007.11 Google Scholar
Digital Library
- Hamed Abrishami, Safar Hatami, Behnam Amelifard, and Massoud Pedram. 2008. NBTI-aware flip-flop characterization and design. In Proceedings of the ACM Great Lakes symposium on VLSI (GLSVLSI’08). 29--34. Google ScholarDigital Library
- Mridul Agarwal, Bipul C. Paul, Ming Zhang, and Subhasish Mitra. 2007. Circuit failure prediction and its application to transistor aging. In Proceedings of the IEEE VLSI Test Symposium. 277--286. DOI:http://dx.doi.org/10.1109/VTS.2007.22 Google ScholarDigital Library
- Muhammad Ashraful Alam, Haldun Kufluoglu, Dhanoop Varghese, and Souvik Mahapatra. 2007. A comprehensive model for PMOS NBTI degradation: Recent progress. Microelectronics Reliability 47, 6 (2007), 853--862.Google ScholarCross Ref
- Todd Austin. 1999. DIVA: A reliable substrate for deep submicron microarchitecture design. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture. 196--207. DOI:http://dx.doi.org/10.1109/MICRO.1999.809458 Google ScholarDigital Library
- Sarvesh Bhardwaj, Wenping Wang, Rakesh Vattikonda, Yu Cao, and Sarma Vrudhula. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the IEEE Custom Integrated Circuits Conference. 189--192. DOI:http://dx.doi.org/10.1109/CICC.2006.320885Google ScholarCross Ref
- David Bild, Gregory Bok, and Robert Dick. 2009. Minimization of NBTI performance degradation using internal node control. In Proceedings of IEEE Design Automation and Test in Europe. 148--153. Google ScholarDigital Library
- David R. Bild, Robert P. Dick, and Gregory E. Bok. 2012. Static NBTI reduction using internal node control. ACM IEEE Transactions on Design Automation Electronic Systems 17, 4 (2012), 45. Google ScholarDigital Library
- Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The gem5 simulator. SIGARCH Computer Architecture News 39, 2 (2011), 1--7. DOI:http://dx.doi.org/10.1145/2024716.2024718 Google ScholarDigital Library
- Keith A. Bowman, James W. Tschanz, Shih-Lien Lu, Paolo A. Aseron, Muhammad M. Khellah, Arijit Raychowdhury, Bibiche M. Geuskens, Carlos Tokunaga, Chris Wilkerson, Tanay Karnik, and Vivek K. De. 2011. A 45 nm resilient microprocessor core for dynamic variation tolerance. Journal of Solid-State Circuits 46, 1 (2011), 194--208.Google ScholarCross Ref
- Soonyoung Cha, Chang-Chih Chen, Taizhi Liu, and Linda S. Milor. 2014. Extraction of threshold voltage degradation modeling due to Negative Bias Temperature Instability in circuits with I/O measurements. In Proceedings of VLSI Test Symposium (VTS’14). 1--6.Google Scholar
- Ashutosh Chakraborty and David Z. Pan. 2011. Controlling NBTI degradation during static burn-in testing. In Proceedings of the Asia and South Pacific Design Automation Conference. 597--602. Google ScholarDigital Library
- Srini Chakravarthi, Anand Krishnan, Vijay Reddy, Chuck Machala, and Srikanth Krishnan. 2004. A comprehensive framework for predictive modeling of negative bias temperature instability. In Proceedings of the Reliability Physics Symposium. 273--282. DOI:http://dx.doi.org/10.1109/RELPHY.2004.1315337Google ScholarCross Ref
- Simone Corbetta and William Fornaciari. 2012. NBTI mitigation in microprocessor designs. In Proceedings of ACM Great Lakes Symposium on VLSI. 33--38. Retrieved from http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2012.html#CorbettaF12. Google ScholarDigital Library
- Cyanogen. Cyanogenmod Forum. Retrieved from http://forum.cyanogenmod.com/.Google Scholar
- Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, and Trevor Mudge. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture. 7--18. DOI:http://dx.doi.org/10.1109/MICRO.2003.1253179 Google ScholarDigital Library
- Kai Feng, Thomas Fleischman, Ping-Chuan Wang, Xiaojin Wei, and Zhijian Yang. May 5, 2011. On-chip accelerated failure indicator. U.S. Patent 3247503. (May 5, 2011).Google Scholar
- Tibor Grasser, Hans Reisinger, Paul-Jürgen Wagner, Franz Schanovsky, Wolfgang Gös, and Ben Kaczer. 2010. The time dependent defect spectroscopy (TDDS) for the characterization of the bias temperature instability. In Proceedings of the International Reliability Physics Symposium (IRPS’10). 16--25.Google ScholarCross Ref
- Benson Inkley. 2008. Digital thermal sensors and the DTS based thermal specification for the Intel Core i7 Processor. Intel Developer Forum (IDF). Retrieved from http://lenry.atw.hu/tjmax.pdf.Google Scholar
- Mangesh Kasbekar and Chita R. Das. 2001. Selective checkpointing and rollbacks in multithreaded distributed systems. In Proceedings of the International Conference on Distributed Computing Systems. 39--46. DOI:http://dx.doi.org/10.1109/ICDSC.2001.918931 Google ScholarDigital Library
- Seyab Khan, Nor Zaidi Haron, Said Hamdioui, and Francky Catthoor. 2011. NBTI monitoring and design for reliability in nanoscale circuits. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. 68--76. DOI:http://dx.doi.org/10.1109/RELPHY.2004.1315337 Google ScholarDigital Library
- Haldun Kufluoglu and Muhammad Ashraful Alam. 2007. A generalized reaction-diffusion model with explicit H-H2 dynamics for Negative-Bias Temperature-Instability (NBTI) degradation. IEEE Transactions on Electron Devices 54, 5 (2007), 1101--1107. DOI:http://dx.doi.org/10.1109/TED.2007.893809Google ScholarCross Ref
- Halil Kükner, Moustafa Khatib, Sebastien Morrison, Pieter Weckx, Praveen Raghavan, Ben Kaczer, Francky Catthoor, Liesbet Van Der Perre, Rudy Lauwereins, and Guido Groeseneken. 2014. Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology. In Proceedings of the International Symposium on Quality Electronic Design (ISQED’14). 473--479.Google ScholarCross Ref
- Yongho Lee and Taewhan Kim. 2011. A fine-grained technique of NBTI-aware voltage scaling and body biasing for standard cell based designs. In Proceedings of the Asia and South Pacific Design Automation Conference. 603--608. DOI:http://dx.doi.org/10.1109/ASPDAC.2011.5722260 Google ScholarDigital Library
- Bao Liu and Chiung-Hung Chen. 2014. Testing, diagnosis and repair methods for NBTI-induced SRAM faults. In Proceedings of the International Conference on IC Design and Technology. 1--4.Google ScholarCross Ref
- Yinghai Lu, Li Shang, Hai Zhou, Hengliang Zhu, Fan Yang, and Xuan Zeng. 2009. Statistical reliability analysis under process variation and aging effects. In Proceedings of the IEEE/ACM Design Automation Conference. 514--519. Google ScholarDigital Library
- Souvik Mahapatra, Dipankar Saha, Dhanoop Varghese, and Bharat. Kumar. 2006. On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress. IEEE Transactions on Electron Devices 53, 7 (2006), 1583--1592. DOI:http://dx.doi.org/10.1109/TED.2006.876041Google ScholarCross Ref
- Christopher Mims. 2013. If It Aint Broke, Of Course Apple Is Engaging in Planned Obsolescence. Retrieved from http://qz.com/141297/of-courseapple-is-engaging-in-planned-obsolescence.Google Scholar
- Predictive Technology Model. 2007. Introduction. Retrieved from http://ptm.asu.edu/.Google Scholar
- Fabian Oboril, Farshad Firouzi, Saman Kiamehr, and Mehdi Baradaran Tahoori. 2012. Reducing NBTI-induced processor wearout by exploiting the timing slack of instructions. In Proceedings of Hardware/Software Codesign and System Synthesis. 443--452. Retrieved from http://dblp.uni-trier.de/db/conf/codes/codes2012.html#OborilFKT12. Google ScholarDigital Library
- Oracle. 2006a. OpenSPARC T1. Retrieved from http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609.html.Google Scholar
- Oracle. 2006b. OpenSPARC T1 Microarchitecture Specification.Google Scholar
- Catherine Rampell. 2013. Cracking the Apple Trap. Retrieved from http://www.nytimes.com/2013/11/03/magazine/why-apple-wants-to-bust-your-iphone.html.Google Scholar
- Vikram G. Rao and Hamid Mahmoodi. 2011. Analysis of reliability of flip-flops under transistor aging effects in nano-scale CMOS technology. In Proceedings of IEEE International Conference on Computer Design. 439--440. Google ScholarDigital Library
- Rosana Rodriguez, James Stathis, and Barry Linder. 2003. Modeling and experimental verification of the effect of gate oxide breakdown on CMOS inverters. In Proceedings of IEEE International Reliability Physics Symposium. 11--16. DOI:http://dx.doi.org/10.1109/RELPHY.2003.1197713Google ScholarCross Ref
- Matt Rosoff. 2012. Microsoft: Apple Makes Old iPhones ‘Unusably Slow’ on Purpose. Retrieved from http://www.businessinsider.com/microsoft-apple-makes-old-iphones-unusably-slow-on-purpose-2012-3.Google Scholar
- Eric Rotenberg. 1999. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proceedings of the International Symposium on Fault-Tolerant Computing. 84--91. DOI:http://dx.doi.org/10.1109/FTCS.1999.781037 Google ScholarDigital Library
- Subhendu Roy and David Z. Pan. 2014. Reliability aware gate sizing combating NBTI and oxide breakdown. In Proceedings of the International Conference on VLSI Design and Embedded Systems. 38--43. Google ScholarDigital Library
- Dipankar Saha, Dhanoop Varghese, and Souvik Mahapatra. 2006. Role of anode hole injection and valence band hole tunneling on interface trap generation during hot carrier injection stress. IEEE Electron Device Letters 27, 7 (2006), 585--587. DOI:http://dx.doi.org/10.1109/LED.2006.876310Google ScholarCross Ref
- Smruti Sarangi, Brian Greskamp, Radu Teodorescu, Jun Nakano, Abhishek Tiwari, and Josep Torrellas. 2008. VARIUS: A model of process variation and resulting timing errors for microarchitects. IEEE Transactions on Semiconductor Manufacturing 21, 1 (2008), 3--13. DOI:http://dx.doi.org/10.1109/TSM.2007.913186Google ScholarCross Ref
- Vinay Saripalli, Guangyu Sun, Asit Mishra, Yuan Xie, Suman Datta, and Vijaykrishnan Narayanan. 2011. Exploiting heterogeneity for energy efficiency in chip multiprocessors. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 1, 2 (2011), 109--119. DOI:http://dx.doi.org/10.1109/JETCAS.2011.2158343Google ScholarCross Ref
- Dieter K. Schroder. 2007. Negative bias temperature instability: What do we understand? Microelectron Reliability 47, 6 (2007), 841--852.Google Scholar
- Ozgur Sinanoglu, Naghmeh Karimi, Jeyavijayan Rajendran, Ramesh Karri, Yier Jin, Ke Huang, and Yiorgos Makris. 2013. Reconciling the IC test and security dichotomy. In Proceedings of European Test Symposium (ETS’13). 1--6.Google ScholarCross Ref
- Hunter Skipworth. 2012. The Myth of the Sony Kill Switch. Retrieved from http://www.telegraph.co.uk/technology/news/7054587/Themyth-of-the-Sony-kill-switch.html.Google Scholar
- Ketul B. Sutaria, Jyothi B. Velamala, Athul Ramkumar, and Yu Cao. 2015. Compact modeling of BTI for circuit reliability analysis. In Circuit Design for Reliability. Springer, 93--119.Google Scholar
- Abhishek Tiwari and Josep Torrellas. 2008. Facelift: Hiding and slowing down aging in multicores. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture. 129--140. DOI:http://dx.doi.org/10.1109/MICRO.2008.4771785 Google ScholarDigital Library
- Randy Torrance and Dick James. 2011. The state-of-the-art in semiconductor reverse engineering. In Proceedings of the IEEE/ACM Design Automation Conference. 333--338. Google ScholarDigital Library
- Rakesh Vattikonda, Wenping Wang, and Yu Cao. 2006. Modeling and minimization of PMOS NBTI effect for robust nanometer design. In Proceedings of the IEEE/ACM Design Automation Conference. 1047--1052. DOI:http://dx.doi.org/10.1109/DAC.2006.229436 Google ScholarDigital Library
- Wenping Wang, Shengqi Yang, Sarvesh Bhardwaj, Sarma Vrudhula, Frank Liu, and Yu Cao. 2010. The impact of NBTI effect on combinational circuit: Modeling, simulation, and analysis. IEEE Transactions on Very Large Scale Integration Systems 18, 2 (2010), 173--183. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2008810 Google ScholarDigital Library
- Yao Wang, Sorin D. Cotofana, and Liang Fang. 2012. Statistical reliability analysis of NBTI impact on FinFET SRAMs and mitigation technique using independent-gate devices. In Proceedings of the International Symposium on Nanoscale Architectures (NANOARCH’12). 109--115.Google ScholarDigital Library
- Sheng Wei and Miodrag Potkonjak. 2011. Integrated circuit security techniques using variable supply voltage. In Proceedings of IEEE/ACM Design Automation Conference. 248--253. Google ScholarDigital Library
- Gil Wolrich, Edward McLellan, Larry Harada, James Montanaro, and Robert Yodlowski. 1984. A high performance floating point coprocessor. IEEE Journal of Solid-State Circuits 19, 5 (1984), 690--696. DOI:http://dx.doi.org/10.1109/JSSC.1984.1052209Google ScholarCross Ref
- Tim Worstall. 2013. Certainly theres planned obsolescence in Apples iKit its just not planned by Apple. Retrieved from http://www.forbes.com/sites/timworstall/2013/10/31/certainly-theres-planned-obsolescence-in-apples-ikit-its-just-not-planned-by-apple.Google Scholar
- Teong-San Yeoh and Shze-Jer Hu. 1998. Influence of MOS transistor gate oxide breakdown on circuit performance. In Proceedings of IEEE International Conference on Semiconductor Electronics. 59--63. DOI:http://dx.doi.org/10.1109/SMELEC.1998.781150Google Scholar
Index Terms
- MAGIC: Malicious Aging in Circuits/Cores
Recommendations
Security-Aware Design Flow for 2.5D IC Technology
TrustED '15: Proceedings of the 5th International Workshop on Trustworthy Embedded DevicesThe increasing trend of outsourced fabrication in integrated circuit (IC) supply chain makes IC designs vulnerable to Intellectual Property (IP) piracy by untrusted foundries. 2.5D IC technology has shown the capability to counter this threat. By ...
Resilient and Secure Hardware Devices Using ASL
Hardware and Algorithms for Efficient Machine LearningDue to the globalization of Integrated Circuit (IC) design in the semiconductor industry and the outsourcing of chip manufacturing, Third-Party Intellectual Properties (3PIPs) become vulnerable to IP piracy, reverse engineering, counterfeit IC, and ...
Strong Logic Obfuscation with Low Overhead against IC Reverse Engineering Attacks
Untrusted foundries pose threats of integrated circuit (IC) piracy and counterfeiting, and this has motivated research into logic locking. Strong logic locking approaches potentially prevent piracy and counterfeiting by preventing unauthorized ...
Comments