Yang Song
ABSTRACT
In heterogeneous MPSoCs, memory interference between the CPU and realtime cores is a critical impediment to system performance. Previous memory schedulers adopt the classic two-tier queuing system, but unfortunately the use of two-tier queuing deteriorates the QoS of scheduling policies. In this paper, we propose the Single-Tier Virtual Queuing (STVQ) memory controller for efficacious QoS-aware scheduling. The STVQ memory controller maintains single-tier transaction queues and employs separable allocation for transaction scheduling with high scalability. A multi-source realtime scheduling algorithm is further presented. The STVQ controller achieves up to 13.9% less CPU IPC slowdown than previous schedulers with no frame rate penalty on realtime cores.
- J. Power, A. Basu, J. Gu, S. Puthoor, B. M. Beckmann, M. D. Hill, S. K. Reinhardt, and D. A. Wood. Heterogeneous system coherence for integrated CPU-GPU systems. In ACM/IEEE MICRO, 2013. Google Scholar
Digital Library
- R. Ausavarungnirun, K. Chang, L. Subramanian, G. H. Loh, and O. Mutlu. Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems. In ACM ISCA, 2012. Google ScholarDigital Library
- M. K. Jeong, M. Erez, C. Sudanthi, and N. Paver. A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC. In ACM/IEEE DAC, 2012. Google ScholarDigital Library
- J. Lee, S. Li, H. Kim, and S. Yalamanchili. Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture. J. Parallel Distrib. Comput., 73(12):1525--1538, Dec. 2013. Google ScholarDigital Library
- A. K. Mishra, O. Mutlu, and C. R. Das. A heterogeneous multiple network-on-chip design: An application-aware approach. In ACM/IEEE DAC, 2013. Google ScholarDigital Library
- S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In ACM ISCA, 2000. Google ScholarDigital Library
- Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In IEEE HPCA, 2010.Google Scholar
- Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter. Thread cluster memory scheduling: Exploiting differences in memory access behavior. In ACM/IEEE MICRO, 2010. Google ScholarDigital Library
- J. Jalle, E. Quinones, J. Abella, L. Fossati, M. Zulianello, and F. J. Cazorla. A dual-criticality memory controller (DCmc): Proposal and evaluation of a space case study. In IEEE RTSS, 2014.Google ScholarCross Ref
- D. U. Becker and W. J. Dally. Allocator implementations for network-on-chip routers. In ACM/IEEE SC, 2009. Google ScholarDigital Library
- B. Jacob, S. Ng, and D. Wang. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2007. Google ScholarDigital Library
- D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. DRAMSim: A memory-system simulator. In SIGARCH Computer Architecture News, 2005. Google ScholarDigital Library
- Gallium3D. http://en.wikipedia.org/wiki/Gallium3D/.Google Scholar
Recommendations
A Single-Tier Virtual Queuing Memory Controller Architecture for Heterogeneous MPSoCs
Heterogeneous MPSoCs typically integrate diverse cores, including application CPUs, GPUs, and HD coders. These cores commonly share an off-chip memory to save cost and energy, but their memory accesses often interfere with each other, leading to ...
Backfilling under Two-tier Virtual Machines
CLUSTER '12: Proceedings of the 2012 IEEE International Conference on Cluster ComputingThe cloud computing paradigm attracts increasing amount of efforts to move high performance parallel applications to run in remote data cenetres. How to balance the performance requirements of parallel applications and the datacentre utilization is ...
A Single Server Queueing System Working under Mixed Priority Disciplines
A single server dispenses service to m priority classes of customers. The arrival process of the i th class, i = 1, 2, ', m , is a homogeneous Poisson distribution. Service times of each class are independent identical arbitrarily distributed ...
Comments